Alma Mater Digital Library

Edited by CIB Centro Inter-Bibliotecario

cambia la lingua in italiano
AMS Acta
ISSN: 2038-7954
Contributi di ricerca dell'Alma Mater Studiorum - Università di Bologna
Login for authors

Design and performance assessment of a multigigabit clock-recovery circuit

Lima, Mario J. ; Monteiro, Paulo P. ; Matos, J. Nuno ; da Rocha, Jose F. ; Teixeira, Antonio (1998) Design and performance assessment of a multigigabit clock-recovery circuit. In: Gallium Arsenide Applications Symposium. GAAS 1998, 5-6 October 1998, Amsterdam, The Netherlands.

Full text disponibile come:

[img]
Preview
PDF
2254Kb

Abstract

This paper presents the design and experimental results of a nonlinear circuit and a tuned amplifier developed in the same GaAs monolithic microwave integrated circuit (MMIC), used in a 20 Gsymbol/s open-loop clock recovery unit. The nonlinearity is an unbalanced structure and its input stage performs the necessary signal formatting to reduce the recovered clock jitter, avoiding the use of additional pre-filtering. Both circuits were integrated in the same MMIC in order to improve the reliability, performance and to reduce the size and cost. Performance assessment of the clock recovery unit consisting of the two designed circuits and a high-Q bandpass filter is carried out, considering two different line codings, binary NRZ (20 Gbit/s) and 4-level (40 Gbit/s).

Document type:Conference or Workshop Item (Paper)
Subjects:Area 09 - Ingegneria industriale e dell'informazione > ING-INF/01 Elettronica
Depositato da:utente GAAS
Depositato il:16 Feb 2006
Last modified:16 May 2011 13:52

Solo per lo Staff dell Archivio: Gestione del documento